Input and Output Delay的意思|示意

美 / / 英 / /

输入输出延迟


Input and Output Delay的网络常见释义

输入输出延时 ... 关键字: 时序分析 Quartus FPGA PCB 输入输出延时 Input and Output Delay 设置输入延时 Set Input Delay ...

䨲 输入输出延时 Input and Output Delay 䪻 设置输入延时 Set Input Delay ..

Input and Output Delay相关例句

This scheduling algorithm can control the execution sequence of subtasks and reduce control input output delay.

该算法能够控制子任务执行顺序和降低控制输入输出延迟。

The input ends of positive phase and negative phase of the first time-delay unit are respectively connected with the output ends of positive phase and negative phase of the last time-delay unit.

每一级正相和负 相信号输出端分别与各输出缓冲电路的正相和负相输入端相连。

The optimal output tracking(OOT) problem for a class of nonlinear time-delay systems is considered where the reference input and the external disturbance are described by the exosystems.

因此,研究这类系统的全局实际输出跟踪,即要求通过控制能在有限的时间内使系统的输出跟踪误差要多小有多小,有重要的理论意义和实际意义。

A new method is proposed to obtain the maximum allowable delay bound (MADB) of multi-input and multi - output (MIMO) networked control systems.

提出确定多输入多输出网络控制系统的最大允许时延界的新方法。

Deduced that the input data and output data can been compared directly under static condition, but the time delay must be excluded under dynamic condition and analyze the random error of the data.

在静态条件下可以直接比较输入和输出数值,在动态条件下应排除时滞影响,分析输出和输入数值的随机偏差。

In the ideal case, the output is able to track the changes of the input command without delay and overshoot.

在理想情况下,输出能无延迟、无超调地跟踪输入指令的变化。