system clock input的意思|示意
系统时钟输入
system clock input的网络常见释义
系统时钟输入 ... Serial Control Interface 串行控制接口 System Clock Input 系统时钟输入 System Control Interface 系统控制接口 ...
system clock input相关例句
Another example is designing a system that gets the date from the internal clock instead of asking for input from users.
另一个例子是设计从内部时钟获取数据的系统，用来取代请求用户输入。
Bit synchronous clock recover circuit is the key part of the communication system, it can exactly recover the synchronous signal from input data stream.
位同步时钟信号的提取是通信系统中的关键部分，应用数字锁相环可以准确地从输入码流中提取出位同步信号。
Based on the system clock and trigger input signals, using FPGA to generate trigger output signals in given working modes.
通过FPGA实现在一定系统时钟和触发信号作用下各种工作模式的触发信号的产生。
The system use input clock as system clock and use parallel structure in system to provide flexible speed.
全系统采用输入数据的同步时钟作为系统时钟，系统内部采用全并行的方式，以提供灵活的速度。